SystemVerilog 编码指南:Package import vs `include

SystemVerilog Coding Guidelines: Package import versus `include - Verification Horizons (siemens.com)
一篇英文博客写的非常清楚,我可能未来会翻译一下。